免费A级毛片在线播放不收费,欧美午夜在线一区二区三区,久久久久A亚洲V无码专区首页

ZHCSHV1A March 2018 – May 2018 SN65LVDS93B-Q1

PRODUCTION DATA.

封裝選項

機械數(shù)據 (封裝 | 引腳)

DGG|56
- MPDS570

散熱焊盤機械數(shù)據 (封裝 | 引腳)

訂購信息

9.2.2.2 Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). Figure 13 through Figure 15 show how each signal should be connected from the graphic source through the SN65LVDS93B-Q1 input, output and LVDS LCD panel input. Detailed notes are provided with each figure.

Note A. FORMAT: The majority of 24-bit LCD display panels require the two most significant bits (2 MSB ) of each color to be transferred over the 4th serial data output Y3. A few 24-bit LCD display panels require the two LSBs of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominate data format for LCD panels.
Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel.

Note B. Rpullup: install only to use rising edge triggered clocking.
Rpulldown: install only to use falling edge triggered clocking.

C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Note C. If RSVD is not driven to a valid logic level, then an external connection to GND is recommended.

Note D. RSVD must be driven to a valid logic level. All unused SN65LVDS93B-Q1 inputs must be tied to a valid logic level.

Figure 13. 24-Bit Color Host to 24-Bit LCD Panel Application

Note A. Leave output Y3 NC.

Note B.Rpullup: install only to use rising edge triggered clocking.
Rpulldown: install only to use falling edge triggered clocking.

C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 14. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application

Note A. Leave output Y3 NC.

Note B. R0, R1, G0, G1, B0, B1: For improved image quality, the GPU should dither the 24-bit output pixel down to18-bit per pixel.

NoteC.Rpullup: install only to use rising edge triggered clocking.
Rpulldown: install only to use falling edge triggered clocking.

C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 15. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application