8.3.1 Detailed Pin Description

8.3.1.3 VS (Voltage-Sense)

The VS pin is connected to a resistor divider from the auxiliary winding to ground. The output-voltage feedback information is sampled at the end of the transformer secondary current demagnetization time to provide an accurate representation of the output voltage. Timing information to achieve valley-switching and to control the duty cycle of the secondary transformer current is determined by the waveform on the VS pin. Avoid placing a filter capacitor on this input which would interfere with accurate sensing of this waveform.

The VS pin also senses the bulk capacitor voltage to provide for AC-input run and stop thresholds, and to compensate the current-sense threshold across the AC-input range. This information is sensed during the MOSFET on-time. For the AC-input run/stop function, the run threshold on VS is 220 µA and the stop threshold is 80 µA. The values for the auxilliary voltage divider upper-resistor R_S1 and lower-resistor R_S2 can be determined by the equations below.

Equation 1.

where

• N_PA is the transformer primary-to-auxiliary turns ratio,
• V_IN(run) is the AC RMS voltage to enable turnon of the controller (run),
• I_VSL(run) is the run-threshold for the current pulled out of the VS pin during the MOSFET on-time. (see the Electrical Characteristics table)

Equation 2.

where

• V_OCV is the converter regulated output voltage,
• V_F is the output rectifier forward drop at near-zero current,
• N_AS is the transformer auxiliary to secondary turns ratio,
• R_S1 is the VS divider high-side resistance,
• V_VSR is the CV regulating level at the VS input (see the Electrical Characteristics table).

8.3.1.5 CS (Current Sense)

The current-sense pin is connected through a series resistor (R_LC) to the current-sense resistor (R_CS). The current-sense threshold is 0.75 V for I_PP(max) and 0.25 V for I_PP(min). The series resistor R_LC provides the function of feed-forward line compensation to eliminate change in I_PP due to change in di/dt and the propagation delay of the internal comparator and MOSFET turnoff time. There is an internal leading-edge blanking time of 235 ns to eliminate sensitivity to the MOSFET turnon current spike. It should not be necessary to place a bypass capacitor on the CS pin. The value of R_CS is determined by the target output current in constant-current (CC) regulation. The values of R_CS and R_LC can be determined by the equations below. The term η_XFMR is intended to account for the energy stored in the transformer but not delivered to the secondary. This includes transformer resistance and core loss, bias power, and primary-to-secondary leakage ratio.

Example: With a transformer core and winding loss of 5%, primary-to-secondary leakage inductance of 3.5%, and bias power to output power ratio of 1.5%. The η_XFMR value is approximately: 1 - 0.05 - 0.035 - 0.015 = 0.9.

Equation 3.

where

• V_CCR is a current regulation constant (see the Electrical Characteristics table),
• N_PS is the transformer primary-to-secondary turns ratio (a ratio of 13 to 15 is recommended for 5-V output),
• I_OCC is the target output current in constant-current regulation,
• η_XFMR is the transformer efficiency.

Equation 4.

where

• R_S1 is the VS pin high-side resistor value,
• R_CS is the current-sense resistor value,
• T_D is the current-sense delay including MOSFET turnoff delay, add ~50 ns to MOSFET delay,
• N_PA is the transformer primary-to-auxiliary turns ratio,
• L_P is the transformer primary inductance,
• K_LC is a current-scaling constant (see the Electrical Characteristics table).

8.3.1.6 CBC (Cable Compensation), Pin 1 UCC28700

The cable compensation pin is connected to a resistor to ground to program the amount of output voltage compensation to offset cable resistance. The cable compensation block provides a 0-V to 3-V voltage level on the CBC pin corresponding to 0 to I_OCC output current. The resistance selected on the CBC pin programs a current mirror that is summed into the VS feedback divider therefore increasing the output voltage as I_OUT increases. There is an internal series resistance of 28 kΩ to the CBC pin which sets a maximum cable compensation of a 5-V output to 400 mV when CBC is shorted to ground. The CBC resistance value can be determined by the equation below.

Equation 5.

where

• V_O is the output voltage,
• V_F is the diode forward voltage,
• V_OCBC is the target cable compensation voltage at the output terminals,
• V_CBC(max) is the maximum voltage at the cable compensation pin at the maximum converter output current (see the Electrical Characteristics table),
• V_VSR is the CV regulating level at the VS input (see the Electrical Characteristics table).

8.3.2 Fault Protection

There is comprehensive fault protection. Protection functions include:

• Output overvoltage fault
• Input undervoltage fault
• Internal overtemperature fault
• Primary overcurrent fault
• CS pin fault
• VS pin fault

A UVLO reset and restart sequence applies for all fault protection events.

The output overvoltage function is determined by the voltage feedback on the VS pin. If the voltage sample on VS exceeds 115% of the nominal V_OUT, the device stops switching and the internal current consumption is I_FAULT which discharges the VDD capacitor to the UVLO turnoff threshold. After that, the device returns to the start state and a start-up sequence ensues.

The UCC2871x family always operates with cycle-by-cycle primary peak current control. The normal operating range of the CS pin is 0.78 V to 0.195 V. There is additional protection if the CS pin reaches 1.5 V. This results in a UVLO reset and restart sequence.

The line input run and stop thresholds are determined by current information at the VS pin during the MOSFET on-time. While the VS pin is clamped close to GND during the MOSFET on-time, the current through R_S1 is monitored to determine a sample of the bulk capacitor voltage. A wide separation of run and stop thresholds allows clean start-up and shut-down of the power supply with the line voltage. The run current threshold is 225 µA and the stop current threshold is 80 µA.

The internal over-temperature protection threshold is 165°C. If the junction temperature reaches this threshold the device initiates a UVLO reset cycle. If the temperature is still high at the end of the UVLO cycle, the protection cycle repeats.

Protection is included in the event of component failures on the VS pin. If complete loss of feedback information on the VS pin occurs, the controller stops switching and restarts.

8.4.1 Primary-Side Voltage Regulation

Figure 13 illustrates a simplified flyback convertor with the main voltage regulation blocks of the device shown. The power train operation is the same as any DCM flyback circuit but accurate output voltage and current sensing is the key to primary-side control.

Figure 13. Simplified Flyback Convertor
(With the Main Voltage Regulation Blocks)

In primary-side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. As shown in Figure 14 it is clear there is a down slope representing a decreasing total rectifier V_F and resistance voltage drop (I_SR_S) as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the discriminator reliably blocks the leakage inductance reset and ringing, continuously samples the auxiliary voltage during the down slope after the ringing is diminished, and captures the error signal at the time the secondary winding reaches zero current. The internal reference on VS is 4.05 V. Temperature compensation on the VS reference voltage of -0.8-mV/°C offsets the change in the output rectifier forward voltage with temperature. The resistor divider is selected as outlined in the VS pin description.

Figure 14. Auxiliary Winding Voltage

The UCC2871x family includes a VS signal sampler that signals discrimination methods to ensure an accurate sample of the output voltage from the auxiliary winding. There are however some details of the auxiliary winding signal to ensure reliable operation, specifically the reset time of the leakage inductance and the duration of any subsequent leakage inductance ring. Refer to Figure 15 below for a detailed illustration of waveform criteria to ensure a reliable sample on the VS pin. The first detail to examine is the duration of the leakage inductance reset pedestal, t_{LK_RESET} in Figure 15. Because this can mimic the waveform of the secondary current decay, followed by a sharp downslope, it is important to keep the leakage reset time less than 600 ns for I_PRI minimum, and less than 2.2 µs for I_PRI maximum. The second detail is the amplitude of ringing on the V_AUX waveform following t_{LK_RESET}. The peak-to-peak voltage at the VS pin should be less than approximately 100 mV_p-p at least 200 ns before the end of the demagnetization time, t_DM. If there is a concern with excessive ringing, it usually occurs during light or no-load conditions, when t_DM is at the minimum. The tolerable ripple on VS is scaled up to the auxiliary winding voltage by R_S1 and R_S2, and is equal to 100 mV x (R_S1 + R_S2) / R_S2.

Figure 15. Auxiliary Waveform Details

During voltage regulation, the controller operates in frequency modulation mode and amplitude modulation mode as illustrated in Figure 16 below. The internal operating frequency limits of the device are 100 kHz maximum and f_SW(min). The transformer primary inductance and primary peak current chosen sets the maximum operating frequency of the converter. The output preload resistor and efficiency at low power determines the converter minimum operating frequency. There is no stability compensation required for the UCC2871x family.

Figure 16. Frequency and Amplitude Modulation Modes
(During Voltage Regulation)

8.4.2 Primary-Side Current Regulation

Timing information at the VS pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary-peak current is at I_PP(max). Referring to Figure 17 below, the primary-peak current, turns ratio, secondary demagnetization time (t_DM), and switching period (t_SW) determine the secondary average output current. Ignoring leakage inductance effects, the average output current is given by Equation 6. When the average output current reaches the regulation reference in the current control block, the controller operates in frequency modulation mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turnoff threshold.

Figure 17. Transformer Currents

Equation 6.

Figure 18. Typical Target Output V-I Characteristic

8.4.3 Valley Switching

The UCC2871x family utilizes valley switching to reduce switching losses in the MOSFET, to reduce induced-EMI, and to minimize the turnon current spike at the sense resistor. The controller operates in valley-switching in all load conditions unless the V_DS ringing has diminished.

Referring to Figure 19 below, the UCC2871x family operates in a valley-skipping mode in most load conditions to maintain an accurate voltage or current regulation point and still switch on the lowest available V_DS voltage.

Figure 19. Valley-Skipping Mode

8.4.4 Start-Up Operation

The internal high-voltage start-up switch connected to the bulk capacitor voltage (V_BLK) through the HV pin charges the VDD capacitor. During start up there is typically 300 µA available to charge the VDD capacitor. When VDD reaches the 21-V UVLO turnon threshold, the controller is enabled, the converter starts switching and the start-up switch is turned off. The initial three cycles are limited to I_PP(min). After the initial three cycles at minimum I_PP(min), the controller responds to the condition dictated by the control law. The converter will remain in discontinuous mode during charging of the output capacitor(s), maintaining a constant output current until the output voltage is in regulation.