主頁(yè) 電源管理 多通道 IC (PMIC)

LP2998-Q1

正在供貨

用于汽車(chē)應(yīng)用的 DDR 終端穩(wěn)壓器

產(chǎn)品詳情

Product type DDR Vin (min) (V) 1.35 Vin (max) (V) 5.5 Vout (min) (V) 0.656 Vout (max) (V) 0.698 Features Shutdown Pin for S3 Rating Automotive Operating temperature range (°C) -40 to 125 Iq (typ) (mA) 0.32 DDR memory type DDR, DDR2, DDR3, DDR3L
Product type DDR Vin (min) (V) 1.35 Vin (max) (V) 5.5 Vout (min) (V) 0.656 Vout (max) (V) 0.698 Features Shutdown Pin for S3 Rating Automotive Operating temperature range (°C) -40 to 125 Iq (typ) (mA) 0.32 DDR memory type DDR, DDR2, DDR3, DDR3L
HSOIC (DDA) 8 29.4 mm2 4.9 x 6
  • AEC-Q100 Test Guidance with the following results
    (SO PowerPAD-8):
    • Device HBM ESD Classification Level H1C
    • Junction Temperature Range –40°C to 125°C
  • 1.35 V Minimum VDDQ
  • Source and Sink Current
  • Low Output Voltage Offset
  • No External Resistors Required
  • Linear Topology
  • Suspend to Ram (STR) Functionality
  • Low External Component Count
  • Thermal Shutdown
  • AEC-Q100 Test Guidance with the following results
    (SO PowerPAD-8):
    • Device HBM ESD Classification Level H1C
    • Junction Temperature Range –40°C to 125°C
  • 1.35 V Minimum VDDQ
  • Source and Sink Current
  • Low Output Voltage Offset
  • No External Resistors Required
  • Linear Topology
  • Suspend to Ram (STR) Functionality
  • Low External Component Count
  • Thermal Shutdown

The LP2998 linear regulator is designed to meet JEDEC SSTL-2 and JEDEC SSTL-18 specifications for termination of DDR-SDRAM and DDR2 memory. The device also supports DDR3 and DDR3L VTT bus termination with VDDQ min of 1.35 V. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5 A continuous current and transient peaks up to 3 A in the application as required for DDR-SDRAM termination. The LP2998 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DIMMs.

An additional feature found on the LP2998 is an active low shutdown (SD) pin that provides Suspend To RAM (STR) functionality. When SD is pulled low the VTT output will tri-state providing a high impedance output, but, VREF will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.

The LP2998 linear regulator is designed to meet JEDEC SSTL-2 and JEDEC SSTL-18 specifications for termination of DDR-SDRAM and DDR2 memory. The device also supports DDR3 and DDR3L VTT bus termination with VDDQ min of 1.35 V. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5 A continuous current and transient peaks up to 3 A in the application as required for DDR-SDRAM termination. The LP2998 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DIMMs.

An additional feature found on the LP2998 is an active low shutdown (SD) pin that provides Suspend To RAM (STR) functionality. When SD is pulled low the VTT output will tri-state providing a high impedance output, but, VREF will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.
下載 觀看帶字幕的視頻 視頻

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門(mén)文檔
未找到結(jié)果。請(qǐng)清除搜索并重試。
查看全部 1
頂層文檔 類(lèi)型 標(biāo)題 格式選項(xiàng) 下載最新的英語(yǔ)版本 日期
* 數(shù)據(jù)表 LP2998/LP2998-Q1 DDR Termination Regulator 數(shù)據(jù)表 (Rev. K) PDF | HTML 2014年 8月 20日

設(shè)計(jì)與開(kāi)發(fā)

如需其他信息或資源，請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁(yè)面查看（如有）。

評(píng)估板

LP2998EVAL — 用于 LP2998 的評(píng)估板

The LP2998 evaluation board is designed to provide the design Engineer with a fully functional prototype system in which to evaluate the LP2998 in both a static environment and with a complete memory system.

用戶(hù)指南: PDF
TI.com 上無(wú)現(xiàn)貨
參考設(shè)計(jì)

TIDA-00275 — 汽車(chē)儀表組寬 Vin 電源設(shè)計(jì)

此 TI 參考設(shè)計(jì)是一種汽車(chē)儀表組寬 Vin 電源解決方案，包含一個(gè)帶有集成 LDO 的寬 Vin 降壓轉(zhuǎn)換器。   還包含一個(gè)高效同步降壓直流到直流轉(zhuǎn)換器。另外還包含一個(gè)線性穩(wěn)壓器，旨在使 DDR 終端符合 JEDEC SSTL-2 和 JEDEC SSTL-18 規(guī)范。此儀表組電源解決方案已針對(duì)中端儀表組市場(chǎng)進(jìn)行優(yōu)化，整個(gè)解決方案支持 6.0V-40V 系統(tǒng)功能，可承受啟動(dòng)停止和負(fù)載突降情況。前端降壓轉(zhuǎn)換器 (TPS65320-Q1) 能夠支持 4.5V 冷啟動(dòng)情況。
測(cè)試報(bào)告: PDF
原理圖: PDF
封裝 引腳 CAD 符號(hào)、封裝和 3D 模型
HSOIC (DDA) 8 Ultra Librarian

訂購(gòu)和質(zhì)量

包含信息：
  • RoHS
  • REACH
  • 器件標(biāo)識(shí)
  • 引腳鍍層/焊球材料
  • MSL 等級(jí)/回流焊峰值溫度
  • MTBF/時(shí)基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測(cè)
包含信息：
  • 制造廠地點(diǎn)
  • 封裝廠地點(diǎn)

推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評(píng)估模塊或參考設(shè)計(jì)。

支持和培訓(xùn)

可獲得 TI 工程師技術(shù)支持的 TI E2E? 論壇

所有內(nèi)容均由 TI 和社區(qū)貢獻(xiàn)者按“原樣”提供，并不構(gòu)成 TI 規(guī)范。請(qǐng)參閱使用條款。

如果您對(duì)質(zhì)量、包裝或訂購(gòu) TI 產(chǎn)品有疑問(wèn)，請(qǐng)參閱 TI 支持。??????????????

視頻