SN74AUP1T98

正在供貨

單電源電壓轉(zhuǎn)換器

產(chǎn)品詳情

Technology family AUP1T Number of channels 1 Vout (min) (V) 2.3 Vout (max) (V) 3.6 Data rate (max) (Mbps) 200 IOH (max) (mA) -4 IOL (max) (mA) 4 Supply current (max) (μA) 0.9 Features Over-voltage tolerant inputs, Partial power down (Ioff), Single supply, Voltage translation Input type Schmitt-Trigger Output type Balanced CMOS, Push-Pull Operating temperature range (°C) -40 to 85
Technology family AUP1T Number of channels 1 Vout (min) (V) 2.3 Vout (max) (V) 3.6 Data rate (max) (Mbps) 200 IOH (max) (mA) -4 IOL (max) (mA) 4 Supply current (max) (μA) 0.9 Features Over-voltage tolerant inputs, Partial power down (Ioff), Single supply, Voltage translation Input type Schmitt-Trigger Output type Balanced CMOS, Push-Pull Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 6 8.12 mm2 2.9 x 2.8 SOT-SC70 (DCK) 6 4.2 mm2 2 x 2.1 USON (DRY) 6 1.45 mm2 1.45 x 1 X2SON (DSF) 6 1 mm2 1 x 1
  • Available in the Texas Instruments NanoStar? Packages
  • Single-Supply Voltage Translator
  • 1.8 V to 3.3 V (at VCC = 3.3 V)
  • 2.5 V to 3.3 V (at VCC = 3.3 V)
  • 1.8 V to 2.5 V (at VCC = 2.5 V)
  • 3.3 V to 2.5 V (at VCC = 2.5 V)
  • Nine Configurable Gate Logic Functions
  • Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
  • Ioff Supports Partial-Power-Down Mode With Low Leakage Current (0.5 μA)
  • Very Low Static and Dynamic Power Consumption
  • Pb-Free Packages Available: SOT-23 (DBV), SC-70 (DCK), and WCSP (NanoStar)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Related Devices: SN74AUP1T97, SN74AUP1T57, and SN74AUP1T58

NanoStar is a trademark of Texas Instruments.
  • Available in the Texas Instruments NanoStar? Packages
  • Single-Supply Voltage Translator
  • 1.8 V to 3.3 V (at VCC = 3.3 V)
  • 2.5 V to 3.3 V (at VCC = 3.3 V)
  • 1.8 V to 2.5 V (at VCC = 2.5 V)
  • 3.3 V to 2.5 V (at VCC = 2.5 V)
  • Nine Configurable Gate Logic Functions
  • Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
  • Ioff Supports Partial-Power-Down Mode With Low Leakage Current (0.5 μA)
  • Very Low Static and Dynamic Power Consumption
  • Pb-Free Packages Available: SOT-23 (DBV), SC-70 (DCK), and WCSP (NanoStar)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Related Devices: SN74AUP1T97, SN74AUP1T57, and SN74AUP1T58

NanoStar is a trademark of Texas Instruments.

AUP technology is the industry’s lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T98 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply.

The wide VCC range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs (VT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

The SN74AUP1T98 can be easily configured to perform a required gate function by connecting A, B, and C inputs to VCC or ground (see Function Selection table). Up to nine commonly used logic gate functions can be performed.

Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T98 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.

AUP technology is the industry’s lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T98 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply.

The wide VCC range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs (VT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

The SN74AUP1T98 can be easily configured to perform a required gate function by connecting A, B, and C inputs to VCC or ground (see Function Selection table). Up to nine commonly used logic gate functions can be performed.

Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T98 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.
下載 觀看帶字幕的視頻 視頻

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請(qǐng)清除搜索并重試。
查看全部 3
頂層文檔 類型 標(biāo)題 格式選項(xiàng) 下載最新的英語版本 日期
* 數(shù)據(jù)表 SN74AUP1T98 Single-Supply Voltage-Level Translator With 9 Gate Logic Functions 數(shù)據(jù)表 (Rev. I) 2013年 5月 23日
應(yīng)用簡(jiǎn)報(bào) 了解施密特觸發(fā)器 (Rev. B) PDF | HTML 英語版 (Rev.B) PDF | HTML 2025年 5月 5日
選擇指南 Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日

設(shè)計(jì)與開發(fā)

如需其他信息或資源，請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁面查看（如有）。

評(píng)估板

5-8-LOGIC-EVM — 支持 5 至 8 引腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評(píng)估模塊

靈活的 EVM 設(shè)計(jì)用于支持具有 5 至 8 引腳數(shù)且采用 DCK、DCT、DCU、DRL 或 DBV 封裝的任何器件。
用戶指南: PDF
TI.com 上無現(xiàn)貨
評(píng)估板

5-8-NL-LOGIC-EVM — 支持 5 至 8 引腳 DPW、DQE、DRY、DSF、DTM、DTQ 和 DTT 封裝的通用邏輯和轉(zhuǎn)換 EVM

通用 EVM 旨在支持采用 DTT、DRY、DPW、DTM、DQE、DQM、DSF 或 DTQ 封裝的任何邏輯或轉(zhuǎn)換器件。電路板設(shè)計(jì)可實(shí)現(xiàn)靈活的評(píng)估。

用戶指南: PDF | HTML
英語版: PDF | HTML
TI.com 上無現(xiàn)貨
仿真模型

SN74AUP1T98 IBIS Model

SCEM500.ZIP (23 KB) - IBIS Model
下載
封裝 引腳 CAD 符號(hào)、封裝和 3D 模型
SOT-23 (DBV) 6 Ultra Librarian
SOT-SC70 (DCK) 6 Ultra Librarian
USON (DRY) 6 Ultra Librarian
X2SON (DSF) 6 Ultra Librarian

訂購和質(zhì)量

包含信息：
  • RoHS
  • REACH
  • 器件標(biāo)識(shí)
  • 引腳鍍層/焊球材料
  • MSL 等級(jí)/回流焊峰值溫度
  • MTBF/時(shí)基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測(cè)
包含信息：
  • 制造廠地點(diǎn)
  • 封裝廠地點(diǎn)

支持和培訓(xùn)

可獲得 TI 工程師技術(shù)支持的 TI E2E? 論壇

所有內(nèi)容均由 TI 和社區(qū)貢獻(xiàn)者按“原樣”提供，并不構(gòu)成 TI 規(guī)范。請(qǐng)參閱使用條款。

如果您對(duì)質(zhì)量、包裝或訂購 TI 產(chǎn)品有疑問，請(qǐng)參閱 TI 支持。??????????????

視頻