SN74LVC161284

正在供貨

具有三態(tài)輸出的 19 位總線接口

產(chǎn)品詳情

Bits (#) 19 Data rate (max) (Mbps) 150 Topology Open drain Direction control (typ) Direction-controlled Vin (min) (V) 3 Vin (max) (V) 5.5 Vout (min) (V) 3 Vout (max) (V) 5.5 Applications IEEE1284 Features Output damping resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 40 Technology family LVC Supply current (max) (mA) 45 Rating Catalog Operating temperature range (°C) 0 to 70
Bits (#) 19 Data rate (max) (Mbps) 150 Topology Open drain Direction control (typ) Direction-controlled Vin (min) (V) 3 Vin (max) (V) 5.5 Vout (min) (V) 3 Vout (max) (V) 5.5 Applications IEEE1284 Features Output damping resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 40 Technology family LVC Supply current (max) (mA) 45 Rating Catalog Operating temperature range (°C) 0 to 70
SSOP (DL) 48 164.358 mm2 15.88 x 10.35 TSSOP (DGG) 48 101.25 mm2 12.5 x 8.1
  • 1.4-k Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
  • Designed for the IEEE Std 1284-I (Level 1 Type) and IEEE Std 1284-II (Level 2 Type) Electrical Specifications
  • Flow-Through Architecture Optimizes PCB Layout
  • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages
  • 1.4-k Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
  • Designed for the IEEE Std 1284-I (Level 1 Type) and IEEE Std 1284-II (Level 2 Type) Electrical Specifications
  • Flow-Through Architecture Optimizes PCB Layout
  • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages

The SN74LVC161284 is designed for 3-V to 3.6-V VCC operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LVC161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The SN74LVC161284 is characterized for operation from 0°C to 70°C.

The SN74LVC161284 is designed for 3-V to 3.6-V VCC operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LVC161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level 1 type) and IEEE Std 1284-II (level 2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The SN74LVC161284 is characterized for operation from 0°C to 70°C.
下載 觀看帶字幕的視頻 視頻

您可能感興趣的相似產(chǎn)品

功能與比較器件相似
SN74LVC16T245 正在供貨 具有可配置電平轉(zhuǎn)換/電壓轉(zhuǎn)換的 16 位雙電源總線收發(fā)器 Wider voltage range

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請(qǐng)清除搜索并重試。
查看全部 34
頂層文檔 類型 標(biāo)題 格式選項(xiàng) 下載最新的英語(yǔ)版本 日期
* 數(shù)據(jù)表 SN74LVC161284 數(shù)據(jù)表 (Rev. J) 2005年 2月 15日
選擇指南 Logic Guide (Rev. AC) PDF | HTML 2025年 11月 13日
應(yīng)用手冊(cè) 慢速或浮點(diǎn) CMOS 輸入的影響 (Rev. E) PDF | HTML 英語(yǔ)版 (Rev.E) 2025年 3月 26日
應(yīng)用手冊(cè) 原理圖檢查清單 - 使用自動(dòng)雙向轉(zhuǎn)換器進(jìn)行設(shè)計(jì)的指南 PDF | HTML 英語(yǔ)版 PDF | HTML 2024年 12月 3日
應(yīng)用手冊(cè) Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
應(yīng)用手冊(cè) 了解 CMOS 輸出緩沖器中的瞬態(tài)驅(qū)動(dòng)強(qiáng)度與直流驅(qū)動(dòng)強(qiáng)度 PDF | HTML 最新英語(yǔ)版本 (Rev.A) PDF | HTML 2024年 5月 15日
選擇指南 Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
選擇指南 Little Logic Guide 2018 (Rev. G) 2018年 7月 6日
應(yīng)用手冊(cè) How to Select Little Logic (Rev. A) 2016年 7月 26日
應(yīng)用手冊(cè) Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
選擇指南 邏輯器件指南 2014 (Rev. AA) 最新英語(yǔ)版本 (Rev.AC) PDF | HTML 2014年 11月 17日
選擇指南 小尺寸邏輯器件指南 (Rev. E) 最新英語(yǔ)版本 (Rev.G) 2012年 7月 16日
用戶指南 LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
應(yīng)用手冊(cè) CMOS 非緩沖反向器在振蕩器電路中的使用 英語(yǔ)版 2006年 3月 23日
應(yīng)用手冊(cè) 選擇正確的電平轉(zhuǎn)換解決方案 (Rev. A) 英語(yǔ)版 (Rev.A) 2006年 3月 23日
產(chǎn)品概述 Design Summary for WCSP Little Logic (Rev. B) 2004年 11月 4日
應(yīng)用手冊(cè) Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
用戶指南 Signal Switch Data Book (Rev. A) 2003年 11月 14日
用戶指南 LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B) 2002年 12月 18日
應(yīng)用手冊(cè) Texas Instruments Little Logic Application Report 2002年 11月 1日
應(yīng)用手冊(cè) TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
更多文獻(xiàn)資料 Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
應(yīng)用手冊(cè) 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002年 5月 22日
應(yīng)用手冊(cè) Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices 2002年 5月 10日
更多文獻(xiàn)資料 STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS 2002年 3月 27日
應(yīng)用手冊(cè) Logic Solutions For IEEE Std 1284 1999年 6月 1日
應(yīng)用手冊(cè) Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 1997年 12月 1日
應(yīng)用手冊(cè) Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 1997年 8月 1日
應(yīng)用手冊(cè) CMOS Power Consumption and CPD Calculation (Rev. B) 1997年 6月 1日
應(yīng)用手冊(cè) LVC Characterization Information 1996年 12月 1日
應(yīng)用手冊(cè) Input and Output Characteristics of Digital Integrated Circuits 1996年 10月 1日
應(yīng)用手冊(cè) Live Insertion 1996年 10月 1日
設(shè)計(jì)指南 Low-Voltage Logic (LVC) Designer's Guide 1996年 9月 1日
應(yīng)用手冊(cè) Understanding Advanced Bus-Interface Products Design Guide 1996年 5月 1日

設(shè)計(jì)與開(kāi)發(fā)

如需其他信息或資源，請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁(yè)面查看（如有）。

仿真模型

HSPICE Model for SN74LVC161284

SCEJ258.ZIP (102 KB) - HSpice Model
下載
仿真模型

SN74LVC161284 IBIS Model

SCAM032.ZIP (100 KB) - IBIS Model
下載
封裝 引腳 CAD 符號(hào)、封裝和 3D 模型
SSOP (DL) 48 Ultra Librarian
TSSOP (DGG) 48 Ultra Librarian

訂購(gòu)和質(zhì)量

包含信息：
  • RoHS
  • REACH
  • 器件標(biāo)識(shí)
  • 引腳鍍層/焊球材料
  • MSL 等級(jí)/回流焊峰值溫度
  • MTBF/時(shí)基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測(cè)
包含信息：
  • 制造廠地點(diǎn)
  • 封裝廠地點(diǎn)

支持和培訓(xùn)

可獲得 TI 工程師技術(shù)支持的 TI E2E? 論壇

所有內(nèi)容均由 TI 和社區(qū)貢獻(xiàn)者按“原樣”提供，并不構(gòu)成 TI 規(guī)范。請(qǐng)參閱使用條款。

如果您對(duì)質(zhì)量、包裝或訂購(gòu) TI 產(chǎn)品有疑問(wèn)，請(qǐng)參閱 TI 支持。??????????????

視頻