TPS3818G25
- Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s
- Very Low Quiescent Current: 2.4μA typ
- High Threshold Accuracy: 0.5% typ
- Fixed Threshold Voltages for Standard Voltage Rails from 0.9V to 5V and Adjustable Voltage Down to 0.4V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: -40°C to +125°C
- Small SOT23 and 2mm × 2mm QFN Packages
- APPLICATIONS
- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery-Powered Products
- FPGA/ASIC Applications
PowerPAD Is a trademark of Texas Instruments
All other trademarks are the property of their respective owners
The TPS3818xxx family of microprocessor supervisory circuits monitor system voltages from 0.4V to 5.0V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (MR) return above the respective thresholds.
The TPS3818 uses a precision reference to achieve 0.5% threshold accuracy for VIT ≤ 3.3V. The reset delay time can be set to 20ms by disconnecting the CT pin, 300ms by connecting the CT pin to VDD using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the CT pin to an external capacitor. When used with an external capacitor, the TPS3818xxx gives a more accurate delay time than the similar TPS3808xxx device. The TPS3818 has a very low typical quiescent current of 2.4µA so it is well-suited to battery-powered applications. It is available in either a small SOT23 and an ultra-small 2mm × 2mm QFN PowerPAD package, and is fully specified over a temperature range of -40°C to +125°C (TJ).
技術(shù)文檔
| 頂層文檔 | 類型 | 標(biāo)題 | 格式選項 | 下載最新的英語版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | Low Quiescent Current, Accurate Programmable-Delay Supervisory Circuit 數(shù)據(jù)表 (Rev. A) | 2008年 8月 9日 | |||
| 應(yīng)用手冊 | 設(shè)計電壓監(jiān)控器的電阻分壓器輸入端時的 IQ與精度權(quán)衡因素 (Rev. B) | PDF | HTML | 英語版 (Rev.B) | PDF | HTML | 2021年 10月 25日 |
設(shè)計與開發(fā)
如需其他信息或資源,請點擊以下任一標(biāo)題進(jìn)入詳情頁面查看(如有)。
PSPICE-FOR-TI — PSpice? for TI 設(shè)計和仿真工具
借助?PSpice for TI 的設(shè)計和仿真環(huán)境及其內(nèi)置的模型庫,您可對復(fù)雜的混合信號設(shè)計進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時間并降低開發(fā)成本。?
在?PSpice for TI 設(shè)計和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| WSON (DRV) | 6 | Ultra Librarian |
訂購和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測
- 制造廠地點
- 封裝廠地點