產(chǎn)品詳情

Number of outputs 4 Output type LVPECL Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
Number of outputs 4 Output type LVPECL Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
WQFN (RHS) 48 49 mm2 7 x 7

  • 20 fs additive jitter
  • Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz
  • Clock output frequency range of 1 to 800 MHz
  • 4 LVPECL clock outputs
  • Dedicated divider and delay blocks on each clock output
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

    • Target Applications

  • Data Converter Clocking
  • Networking, SONET/SDH, DSLAM
  • Wireless Infrastructure
  • Medical
  • Test and Measurement
  • Military / Aerospace
    •

  • 20 fs additive jitter
  • Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz
  • Clock output frequency range of 1 to 800 MHz
  • 4 LVPECL clock outputs
  • Dedicated divider and delay blocks on each clock output
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

    • Target Applications

  • Data Converter Clocking
  • Networking, SONET/SDH, DSLAM
  • Wireless Infrastructure
  • Medical
  • Test and Measurement
  • Military / Aerospace
    •

    The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), and four LVPECL clock output distribution blocks.

    Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

    The clock conditioner comes in a 48-pin LLP package and is footprint compatible with other clocking devices in the same family.

    The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), and four LVPECL clock output distribution blocks.

    Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

    The clock conditioner comes in a 48-pin LLP package and is footprint compatible with other clocking devices in the same family.
    下載 觀看帶字幕的視頻 視頻

    您可能感興趣的相似產(chǎn)品

    功能與比較器件相似
    LMK01000 正在供貨 具有 3 個 LVDS 和 5 個 LVPECL 輸出的 1.6GHz 高性能時鐘緩沖器、分頻器和分配器 Distribution, Divide, And Delay Only
    LMK02000 正在供貨 具有集成 PLL 和 3 個 LVDS/5 個 LVPECL 輸出的 1 至 800MHz 精密時鐘分配器 Includes PLL For Use With External VCO/VCXO.
    LMK03200 正在供貨 具有集成 VCO 的精密 0 延遲時鐘調節(jié)器 0-delay Outputs With PLL+VCO For Jitter Cleaning And Clock Generation

    技術文檔

    star =有關此產(chǎn)品的 TI 精選熱門文檔
    未找到結果。請清除搜索并重試。
    查看全部 3
    頂層文檔 類型 標題 格式選項 下載最新的英語版本 日期
    * 數(shù)據(jù)表 LMK02002 Precision Clock Conditioner with Integrated PLL 數(shù)據(jù)表 2007年 8月 16日
    應用手冊 AN-1821 CPRI Repeater System (Rev. A) 2013年 4月 26日
    設計指南 Clock Conditioner Owner's Manual 2006年 11月 10日

    設計與開發(fā)

    如需其他信息或資源，請點擊以下任一標題進入詳情頁面查看（如有）。

    軟件編程工具

    CODELOADER — CodeLoader Device Register Programming v4.19.0

    The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

    Which software do I use?

    Product

    (...)

    支持的產(chǎn)品和硬件

    支持的產(chǎn)品和硬件
    支持軟件

    CLOCKDESIGNTOOL — Clock Design Tool Software

    The Clock Design Tool software helps with part selection, loop filter design and simulation of timing device solutions. When you enter desired output frequencies and a reference frequency (optional), the tool provides TI devices to meet the specified requirements, divider values and a recommended (...)

    支持的產(chǎn)品和硬件

    支持的產(chǎn)品和硬件
    支持軟件

    TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

    Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

    支持的產(chǎn)品和硬件

    支持的產(chǎn)品和硬件
    下載選項
    設計工具

    CLOCK-TREE-ARCHITECT — 時鐘樹架構編程軟件

    時鐘樹架構是一款時鐘樹綜合工具，可根據(jù)您的系統(tǒng)要求生成時鐘樹解決方案，從而幫助您簡化設計流程。該工具從龐大的時鐘產(chǎn)品數(shù)據(jù)庫中提取數(shù)據(jù)，然后生成系統(tǒng)級多芯片時鐘解決方案。
    立即設計
    模擬工具

    PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具

    PSpice? for TI 可提供幫助評估模擬電路功能的設計和仿真環(huán)境。此功能齊全的設計和仿真套件使用 Cadence? 的模擬分析引擎。PSpice for TI 可免費使用，包括業(yè)內(nèi)超大的模型庫之一，涵蓋我們的模擬和電源產(chǎn)品系列以及精選的模擬行為模型。

    借助?PSpice for TI 的設計和仿真環(huán)境及其內(nèi)置的模型庫，您可對復雜的混合信號設計進行仿真。創(chuàng)建完整的終端設備設計和原型解決方案，然后再進行布局和制造，可縮短產(chǎn)品上市時間并降低開發(fā)成本。?

    在?PSpice for TI 設計和仿真工具中，您可以搜索 TI (...)
    發(fā)送申請
    封裝 引腳 CAD 符號、封裝和 3D 模型
    WQFN (RHS) 48 Ultra Librarian

    訂購和質量

    包含信息：
    • RoHS
    • REACH
    • 器件標識
    • 引腳鍍層/焊球材料
    • MSL 等級/回流焊峰值溫度
    • MTBF/時基故障估算
    • 材料成分
    • 鑒定摘要
    • 持續(xù)可靠性監(jiān)測
    包含信息：
    • 制造廠地點
    • 封裝廠地點

    推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關的參數(shù)、評估模塊或參考設計。

    支持和培訓

    視頻